rtlv

Tools for reasoning about circuits in Rosette/Racket

Build status: ok failing tests valid license

Authors
Documentation
Tags
License
Last updatedThursday, April 24th, 2025 10:20:14pm (UTC)
Ring1
ConflictsNone
Dependencies
Most recent build results
Version Exceptions
VersionSourceChecksum
defaulthttps://github.com/anishathalye/rtlv.git3da08dc8b3b97c8804228158687db0bbb7872259
Last checkedWednesday, May 21st, 2025 5:20:04am (UTC)
Last editedWednesday, October 19th, 2022 11:21:16pm (UTC)
Date addedWednesday, October 19th, 2022 11:21:16pm (UTC)
Modules
  • test/shiva/verilog/soc.rkt
  • shiva/main.rkt
  • test/shiva/verify.rkt
  • test/shiva/main.rkt